No video available
Please refer to the materials section for this topic.
Hardware Performance Counters & PMU Events
Learning Objectives
- •Performance Monitoring Unit (PMU) architecture
- •Instructions Per Cycle (IPC) measurement
- •L1 / Last Level Cache (LLC) miss monitoring
Weekly Outcome
Master the core concepts of cpu & hardware counter analysis with perf.